Slave v1495

From PolWiki
Revision as of 19:05, 3 March 2010 by Narayan (talk | contribs) (New page: '''Slave-1:''' The A, B, D and E ports take LVDS, 32 bit input signal information from the top 32 strips of planes 1, 2, 3 and 4 respectively. Pin 1 is indicated by a white arrow on the p...)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigationJump to search

Slave-1: The A, B, D and E ports take LVDS, 32 bit input signal information from the top 32 strips of planes 1, 2, 3 and 4 respectively.

Pin 1 is indicated by a white arrow on the port of v1495. The pattern in which signals are given into the pins are as follows:

pin #: DD strip # pin #: DD strip #
A(32): strip 32 A(16): strip 31
A(31): strip 30 A(15): strip 29
A(30): strip 28 A(14): strip 27
A(29): strip 26 A(13): strip 25
A(28): strip 24 A(12): strip 23
A(27): strip 22 A(11): strip 21
A(26): strip 20 A(10): strip 19
A(25): strip 18 A(9): strip 17
A(24): strip 16 A(8): strip 15
A(23): strip 14 A(7): strip 13
A(22): strip 12 A(6): strip 11
A(21): strip 10 A(5): strip 9
A(20): strip 8 A(4): strip 7
A(19): strip 6 A(3): strip 5
A(18): strip 4 A(2): strip 3
A(16): strip 2 A(1): strip 1

The B, D and E follow the exact same pattern as A port.


The C-port outputs to Master board the following signals

pin # corresponding signal
C(31)-C(16) unused, carrying logic-0
C(15) buffer is Full
C(14)-C(10) unused, carrying logic-0
C(9) accumulation pre-trigger in this slave
C(8)-C(5) hit information of bottom 4 channels
C(4)-C(1) hit information of top 4 channels
C(0) event pre-trigger in this slave

The F-port is set to receives NIM based input signals(originated from TS)

pin # corresponding signal
F(7)-F(3) unused
F(2) Event mode trigger
F(1) Accumulation mode trigger
F(0) Helicity

The G-port set for receiving NIM input signals (originated from Master v1495)

pin # corresponding signal
G(1) MPS
G(0) Global Clock