


LAD


Cable and Trigger Diagrams

v0.1

Florian Hauenstein
31.07.2024

Hall Setup






LAD FADC crate: Crate Number xx

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
CPU Board: ADCLAD?		FADC 0x1800	FADC 0x2000	FADC 0x2800	FADC 0x3000	FADC 0x3800	FADC 0x4000	FADC 0x4800			Signal Distribution Card									Trigger Interface Card


1V Jumper all FADCs probably (maybe 0.5V)

Trigger Setup for coincidence and single arm triggers



Trigger

- Main trigger: OR from both electron single arm triggers
- Supplemental trigger
 - LAD single arm for commissioning, detector checkout
 - Coincidence OR+LAD → might be necessary for absolute timing calibration, diagnostics during experiment if signal is in TDC/Scaler (PS = -1)
- Logic signal from LAD needs to go to counting house to feed TS and coincidence
- Questions:
 - Set timings with EDTM for everything?
 - Currently, coincidence is timed on electron OR. Is that reasonable?
 - What are retiming concerns? How does this work with the feedback of the trigger signals into ADCs?



LAD Labeling (to be finalized)

- Four digit numbers for each bar
 - First Number = Wall (0,1,2)
 - Second Number = Layer (0,1)
 - Third and Fourth number = Bar in layer (0-10)

- For every PMT the label is extended by U/T and D/B corresponding to top or bottom PMT

Label = W L XX U/T D/B